This site is 100% ad supported. Please add an exception to adblock for this site.

Cisco Chapter 1

Terms

undefined, object
copy deck
vishal
hi i m vishal dhalkari I M Hardware & Networking
ASCII  
American standard code for information interchange        
ISA  
Industry Standard
PCI  
Peripheral component interconnect
MCA  
Micro channel Architecture
IEEE
International electric and electronic engineers
DIP  
Dual inline package
sip

single inline package

sim
single inline module
sdram

synchronous dynamic random access memory

 synchronous interface, meaning that it waits for a clock signal before responding to its control inputs

dram  
Dynamic random access memory
edo memory  
extended data out
rom and prom      
are the same thing
eeprom  
electronically erasable programmable read only memory

Deck Info

14

corybl

permalink